

IN THE CLAIMS

Each claim of the application is set forth below with a parenthetical notation immediately following the claim number indicating the claim status. The Examiner's entry of the claim amendments under Section 1.121 is respectfully requested.

1. (CURRENTLY AMENDED) An integrated circuit device ~~comprising a multilevel metallization interconnect system formed over a semiconductor substrate wherein the metallization system includes an uppermost bond pad level and one or more underlying levels of interconnect, the uppermost bond pad level comprising:~~

a semiconductor substrate;

a multilevel metallization interconnect system overlying the semiconductor substrate;

a bond pad level comprising a plurality of contact pads overlying the metallization interconnect system, one or more of the plurality of contact pads each configured for connection external to the device and connected to the metallization interconnect system;

and

an interconnect structure configured to transfer power from one or more of the plurality of contact pads connected to an external power source to the metallization interconnect system, one or more of the underlying levels of interconnect, wherein at least a portion of the interconnect structure configured to transfer power is disposed in the bond pad level and extends to other regions of the semiconductor substrate away from laterally adjacent one or more of the plurality of contact pads.

2. (CURRENTLY AMENDED) The integrated circuit device of claim 1 wherein ~~a~~ the material of the metallization interconnect system ~~one or more levels of interconnect~~ comprises copper.

3. (CURRENTLY AMENDED) The integrated circuit device of claim 1 wherein ~~a~~ the material of the plurality of contact pads ~~bond pad level~~ comprises aluminum.

4. (ORIGINAL) The integrated circuit device of claim 1 wherein the plurality of contact pads are configured for connection external to the device by a bond wire attached to one or more of the plurality of contact pads.

5. (ORIGINAL) The integrated circuit device of claim 1 wherein the plurality of contact pads are configured for connection external to the device by a solder bump attached to one or more of the plurality of contact pads.

6. (CURRENTLY AMENDED) The integrated circuit device of claim 1 wherein a ~~the~~ material of the ~~one or more levels of~~ metallization interconnect system comprises copper and the plurality of contact pads ~~material of the bond pad level~~ comprises aluminum, further comprising a barrier material in regions of physical contact between the copper and the aluminum.

7. (CURRENTLY AMENDED) The integrated circuit device of claim 1 further comprising one or more vias underlying and in electrical communication with the interconnect structure to transfer power, ~~from one or more of the pads to one or more of the underlying levels of interconnect.~~

8. (CURRENTLY AMENDED) The integrated circuit device of claim 1 wherein the metallization interconnect system ~~one or more levels of interconnect~~ further comprises substantially horizontal conductive runners and substantially vertical conductive vias interconnecting overlying and underlying conductive runners.

9. (CURRENTLY AMENDED) The integrated circuit device of claim 8 wherein a ~~the~~ material of the substantially horizontal conductive runners and the substantially vertical conductive vias comprises copper.

10. (CURRENTLY AMENDED) The integrated circuit device of claim 1 further comprising a passivation layer disposed between the bond pad level and the metallization interconnect system, ~~one or more levels of interconnect underlying the bond pad level~~, wherein the passivation layer is further vertically disposed between the interconnect configured to transfer power and an uppermost level one of the ~~one or more underlying levels of metallization interconnect system~~.

11. (ORIGINAL) The integrated circuit device of claim 1 further comprising a passivation layer overlying the bond pad level.

12. (CURRENTLY AMENDED) An integrated circuit device ~~comprising a multilevel metallization interconnect system formed over a semiconductor substrate wherein~~

~~the metallization system includes a bond pad level and one or more underlying levels of interconnect, the bond pad level comprising:~~

a multilevel metallization interconnect system;

a plurality of contact pads disposed over an uppermost level of the multilevel metallization interconnect system, one or more of the plurality of contact pads each configured for connection external to the device; and

an interconnect structure coplanar with at least one of the plurality of contact pads and configured to electrically connected to one or more of the underlying levels of the multilevel metallization interconnect system ~~interconnect to another of the one or more underlying levels of interconnect, wherein at least a portion of the interconnect structure configured to connect one or more of the underlying levels is disposed laterally adjacent one or more away from the plurality of contact pads.~~

13. (CURRENTLY AMENDED) The integrated circuit device of claim 12 wherein a ~~the~~ material of the one or more levels of interconnect comprises copper.

14. (CURRENTLY AMENDED) The integrated circuit device of claim 12 wherein a ~~the~~ material of the contact pads and the interconnect structure configured to connect one or more of the underlying levels ~~bond pad level~~ comprises aluminum.

15. (ORIGINAL) The integrated circuit device of claim 12 wherein the one or more levels of interconnect further comprise substantially horizontal conductive runners and substantially vertical conductive vias interconnecting overlying and underlying conductive runners.

16. (CURRENTLY AMENDED) The integrated circuit device of claim 15 wherein a ~~the~~ material of the substantially horizontal conductive runners and the substantially vertical conductive vias comprises copper.

17. (WITHDRAWN) A process for forming an interconnect metallization system overlying a semiconductor substrate of an integrated circuit device, the process comprising:

forming one or more interconnect levels overlying the semiconductor substrate;

forming a bond pad level overlying the one or more interconnect levels, wherein the bond pad level comprises a plurality of contact pads each configured for connection external

to the device, and an interconnect configured to transfer power from one or more of the plurality of contact pads to one or more of the underlying interconnect levels.

18. (WITHDRAWN) The process of claim 17 wherein the step of forming the bond pad level further comprises:

- forming a dielectric layer overlying the one or more interconnect levels;
- forming openings in the dielectric layer;
- forming a conductive blanket layer overlying the dielectric layer;
- forming the plurality of contact pads and the interconnect from the blanket layer, wherein the contact pads are formed in the openings and the interconnect is formed overlying the dielectric layer.

19. (WITHDRAWN) The process of claim 18 further comprising forming a barrier layer in the openings prior to forming the blanket layer.

20. (WITHDRAWN) The process of claim 17 further comprising forming a passivation layer overlying the bond pad level.

21. (WITHDRAWN) The process of claim 17 wherein the material of the one or more interconnect levels comprises copper.

22. (WITHDRAWN) The process of claim 17 wherein the material of the bond pad level comprises aluminum.

23. (WITHDRAWN) The process of claim 17 further comprising forming a plurality of conductive vias underlying the bond pad level for connecting with the one or more interconnect levels for transferring power from one or more of the plurality of contact pads to one or more of the underlying interconnect levels.

24. (WITHDRAWN) A process for forming an interconnect metallization system overlying a semiconductor substrate of an integrated circuit device, the process comprising:

- forming one or more interconnect levels overlying the semiconductor substrate;
- forming a bond pad level overlying the one or more interconnect levels, wherein the bond pad level comprises a plurality of contact pads each configured for connection external to the device, and an interconnect structure configured to connect one of the one or more

underlying interconnect levels to another one of the one or more underlying interconnect levels.

25. (WITHDRAWN) The process of claim 24 wherein the step of forming the bond pad level further comprises:

forming a dielectric layer overlying the one or more interconnect layers;

forming openings in the dielectric layer;

forming a conductive blanket layer overlying the dielectric layer;

forming the plurality of contact pads and the interconnect structure from the blanket layer, wherein the contact pads are formed in an opening and the interconnect structure is formed overlying the dielectric layer.

26. (PREVIOUSLY PRESENTED) The integrated circuit of claim 1 wherein at least a portion of the interconnect configured to transfer power is disposed above one or more of the plurality of contact pads.